Search - verilog risc

[Embeded-SCM Develop] freerisc8_11

Description: 8位RISC　CPU的VERILOG编程　SOURCECODE-8 RISC CPU VERILOG programs SOURCECODE
Platform: | Size: 275456 | Author: zfhustb | Hits:

[Applications] RISC Core_verilog

Description: RISC的指令VerilogHDL实现-RISC instructions to achieve VerilogHDL
Platform: | Size: 134144 | Author: 王晓东 | Hits:

[Other] cpu的VERILOG描述

Description: RISC CPU的VerilogHDL描述-RISC CPU Verilog HDL description
Platform: | Size: 369664 | Author: 陈俊 | Hits:

[ARM-PowerPC-ColdFire-MIPS] embedded_risc

Description: 一个嵌入式RISC CPU 的Verilog 设计源码，可综合。内含详细的设计文挡。-an embedded RISC CPU design Verilog source code can be integrated. Detailed design containing the text block.
Platform: | Size: 128000 | Author: 箫勇天 | Hits:

[VHDL-FPGA-Verilog] RISC

Description: hrisc cpu，为何只有vhdl选择呢？大家都用verilog的啊-hrisc cpu why only VHDL choice? We all use the Verilog ah
Platform: | Size: 128000 | Author: 12 | Hits:

[Algorithm] riscdesign

Description: 一个非常简单的cpu设计的原代码,是用verilog编写的-a very simple cpu design of the original code, was prepared by the Verilog
Platform: | Size: 730112 | Author: wanglei | Hits:

[VHDL-FPGA-Verilog] riscpu

Description: 一个32位微处理器的verilog实现源代脉,采用5级流水线和cache技术.-a 32 Microprocessor verilog achieve pulse generation sources, used five lines and cache technology.
Platform: | Size: 152576 | Author: 大为 | Hits:

[ARM-PowerPC-ColdFire-MIPS] risc_8051_v

Description: 流片过的risc_8051源代码 verilog语言描述的~-flow unit off risc_8051 verilog language source code described in the ~
Platform: | Size: 36864 | Author: 李明纬 | Hits:

[ARM-PowerPC-ColdFire-MIPS] cpu

Description: 精简指令cpu，用verilog编写，详细的教程-RISC cpu, using Verilog prepared and detailed tutorial
Platform: | Size: 215040 | Author: 郑欲 | Hits:

[SCM] 32-bit_RISC_IP_Core

Description: 32位RISC单片机verilog源码内包含说明文档经过他人测试通过-32-bit RISC single-chip Verilog source code contains documentation of others after the test
Platform: | Size: 33792 | Author: 栾日超 | Hits:

[VHDL-FPGA-Verilog] RiscCPU8

Description: 可综合的VerilogHDL设计实例: ---简化的RISC 8位CPU设计简介--- -VerilogHDL be integrated design example:--- simplified RISC 8 bit CPU design Introduction---
Platform: | Size: 219136 | Author: hulin | Hits:

[Other] RiscCpu

Description: Verilog-RISC CPU 代码实现了简单的RISC cpu，可供初学者参考，学习硬件描述语言，及设计方法。该程序通过了modelsim仿真验证。北航-Verilog-RISC CPU code to achieve a simple RISC cpu, a reference for beginners to learn the hardware description language, and design methods. The procedure adopted ModelSim simulation. BUAA
Platform: | Size: 9216 | Author: sss | Hits:

[ARM-PowerPC-ColdFire-MIPS] risc

Description: 嵌入式risc处理器源码，包含设计文档，原理图，testbench，及外围接口，使用verilog实现。-Source embedded RISC processors, including design documents, schematics, testbench, and peripheral interfaces, the use of Verilog to achieve.
Platform: | Size: 129024 | Author: 李林 | Hits:

[VHDL-FPGA-Verilog] RISC8.ZIP

Description: verilog RISC8 cpu CORE 8位RISC CPU 内核源码（VERILOG 版）-verilogRISC8 cpu CORE8-bit RISC CPU core source (VERILOG version)
Platform: | Size: 80896 | Author: likui | Hits:

[Other] risc

Description: 基于quartus II软件用verilog 语言描述的精简指令CPU-quartus II verilog
Platform: | Size: 1259520 | Author: xu | Hits:

[VHDL-FPGA-Verilog] risc

Description: 用Verilog 编写的8位risc cpu，行为级描述，可综合-6 bits risc cpu by Verilog
Platform: | Size: 132096 | Author: 徐明 | Hits:

[VHDL-FPGA-Verilog] soc-gr0040-010309

Description: xsoc vhdl verilog risc cpu soc implementation in very liitle cpld or fpga
Platform: | Size: 406528 | Author: urga turg | Hits:

[VHDL-FPGA-Verilog] lariviere2008uclinux

Description: xsoc vhdl verilog risc cpu soc implementation in very liitle cpld or fpga
Platform: | Size: 252928 | Author: urga turg | Hits:

[Windows Develop] 8BitRISC_CPU(VERILOG)

Description: 8位risc内核源代码，内有体统框图，较其他详细。适合初学者学习-8-bit risc kernel source code, there are decency diagram, compared with other details. Suitable for beginners to learn
Platform: | Size: 77824 | Author: lsj | Hits:

[VHDL-FPGA-Verilog] RISC_CPU

Description: Verilog写的简单处理器QuartusII下可编译 //指令操作码源寄存器目的寄存器操作 // NOP 0000 xxxxx xxxxxx 空操作 //ADD 0001 src dest dest<=src+dest //SUB 0010 src dest dest<=dest-src //AND 0011 src dest dest<=src&&dest //NOT 0100 src dest dest<=~src //RD 0101 xxxxx dest dest<= memory[Add_R] //WR 0110 src xxxxx memory[Add_R]<=src //BR 0111 xxxxx xxxxx PC<=memory[Add_R] //BRZ 1000 xxxxx xxxxx PC<=memory[Add_R] //HALT 1111 xxxxx xxxxx 挂起至RST-Verilog写的简单处理器QuartusII下可编译 //指令操作码源寄存器目的寄存器操作 // NOP 0000 xxxxx xxxxxx 空操作 //ADD 0001 src dest dest<=src+dest //SUB 0010 src dest dest<=dest-src //AND 0011 src dest dest<=src&&dest //NOT 0100 src dest dest<=~src //RD 0101 xxxxx dest dest<= memory[Add_R] //WR 0110 src xxxxx memory[Add_R]<=src //BR 0111 xxxxx xxxxx PC<=memory[Add_R] //BRZ 1000 xxxxx xxxxx PC<=memory[Add_R] //HALT 1111 xxxxx xxxxx 挂起至RST
Platform: | Size: 328704 | Author: 魏文沫 | Hits:

Category

Source Code

Web/Internet

Develop Tools

Document

Other

Search in results

OS

Platform

Language

File Type

Search list